Part Number Hot Search : 
TDA7375 F801FA60 1N474 AOL1436 XT0012 MPSA06 2SB871A 51HQ035
Product Description
Full Text Search
 

To Download M66013FP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 P
. on. icati change pecif to nal s ubject fi ot a es n ar his is ic limits tr ce: T Noti parame e Som
ARY M IN I REL
MITSUBISHI
M66013FP
8-BIT I/O EXPANDER WITH ADDRESS
DESCRIPTION
The M66013FP is a semiconductor IC that is capable of performing serial-parallel conversion of data. This IC can set addresses. The microcomputer uses the four signal lines of EN, CLK, DI and DO to send and receive data. The IC adopts the two types of operation modes: echo-back mode and normal mode. In the echo-back mode, data received in serial can be sent to the sender within the same sequence (*1) as it is. In the normal mode, restriction is given to the data to be sent to the sender. However, the normal mode supports the same communication protocol as that of the M66009FP. (*1): one of the higher order command bits is excluded. Three bits in the echo-back mode and four bits in the normal mode are available for addresses. The echo-back mode and the normal mode have 8 types and 16 types of address, respectively, and any address can be set. Receiving serial data from the microcomputer, the M66013 compares address data included in the data with an address entered in address setting. Only when these addresses match each other, a specified command provided are to be executed. For serial input-parallel output operation, low order 8 bits of the received 16 bit serial data is converted to parallel data to output to pins D0 to D7. High order 8 bits are handled as address or command bits. Since the writing operation to the data register for parallel output and the outputting operation of register contents to pins D0 to D7 are performed with different commands and can be controlled independently, the register contents must be checked before output of the specified data to pins D0 to D7. For parallel input-serial output operation, parallel data of pins D0 to D7 are outputted to low order 8 bits of the sended 16 bit serial data. The contents of high order 8 bits of the sended 16 bit serial data differs in the using operation mode. In echo mode, the I/O port output format is capable of setting to either N-ch or P-ch open drain. In normal mode, the I/O port output format is fixed to P-ch open drain.
PIN CONFIGURATION (TOP VIEW)
CLOCK INPUT CLK SERIAL DATA DI INPUT SERIAL DATA DO OUTPUT DATA ENABLE INPUT EN A0 ADDRESS SET A1 INPUT A2 ADDRESS SET/OUTPUT A3 SET INPUT /PNSET MODE SET INPUT MD 1 2 3 4 5 6 7 8 9 20 VCC 19 18 17 16 15 14 13 12 11 RESET RESET INPUT D7 D6 D5 D4 D3 D2 D1 D0 PARALLEL DATA INPUT/OUTPUT
M66013FP
GND 10
Outline 20P2N-A (20 pin SOP) * Is capable of reading serial input data in echo back mode. (However, 3 bits are available for the address.) * Is capable of achieving communication protocol of current M66009FP in the normal mode. (However, 4 bits are available for the address.) * Uses different commands in operations for output of data to I/O port: command for writing data into an output register and command for output operation to the I/O port. * Provides an I/O port data read only command. * Is capable of reading an output register. * Adopts a decision by majority by reading three types of data when serial data is received. * Is capable of setting the I/O port output format to either N-ch or Pch open drain. (In echo mode)
FEATURES
* Is capable of providing high speed serial communication at 8 MHz. * Provides two modes: echo back mode and normal mode.
APPLICATIONS
Inter board communication in VTR, AV and OA equipment, expansion of microcomputer I/O port, etc.
BLOCK DIAGRAM
ADDRESS SET INPUT A0 A1 5 6 A2 A3 7 8
MODE SET INPUT MD 9 ACK BIT, OUTPUT SET FLAG
DATA ENABLE INPUT EN CLOCK INPUT CLK
4 1
COMMAND CONTROL CIRCUIT 16
SERIAL DATA INPUT
DI
2
SHIFT REGISTER FOR SERIAL INPUT (16 bits) 16
11 D0 12 D1 13 D2 14 D3 8 15 D4 PARALLEL DATA INPUT/OUTPUT
SELECTOR SERIAL DATA DO OUTPUT 3
DATA REGISTER FOR PARALLEL OUTPUT (16 bits)
RESET INPUT
RESET 19 VCC 20 GND 10
SHIFT REGISTER FOR SERIAL OUTPUT (16 bits) 8
16 D5 17 D6 18 D7
1
P
. on. icati change pecif to nal s ubject fi ot a es n ar his is ic limits tr ce: T Noti parame e Som
ARY M IN I REL
MITSUBISHI
M66013FP
8-BIT I/O EXPANDER WITH ADDRESS
BASIC PROTOCOL FOR SENDING AND RECEIVING DATA
The following diagram shows the basic protocol for sending and receiving data between the microcomputer and the M66013. Falling of EN from "H" to "L" starts a series of sequence and rising of EN from "L" to "H" terminates the sequence. The concrete operation sequence is as follows: (1) At a falling edge of EN, 8-bit parallel data of I/O pins D0 to D7 are loaded into the shift register for serial output. (2) At a rising edge of CLK, DI pin input data is read into the shift register for serial input and the counter for CLK counts up. (3) When all address bits are read, a received address is compared with an address set in the address set pin to start the specified operation only when these addresses matches each other. The DO pin is kept in a high impedance status until the address comparison is complete. When these addresses do not match, the DO pin keeps the high impedance status until the next sequence.
(4) When the addresses match each other, the operation for reading serial data from the DI pin and the operation for output serial data from the D0 pin in synchronization with a falling edge of CLK is carried out. (5) When 16-bit data has been completely sent or received, the following operations are carried out in synchronization with a rising edge of EN. (a)The DO output pin is placed in a high impedance status. (b)When the CLK counter does not count 16 CLK rising edges, operation (c) below is skipped and the counter is reset to wait for the next access. (c)When the counter value is 16, operation for writing to the data register for parallel output, operation for output to the I/O port or operation for setting/resetting the data setting flag is carried out, and the counter is then reset to wait for the next address.
EN
1T 2T 3T 4T 5T 6T 7T 8T 9T 10T 11T 12T 13T 14T 15T 16T
CLK In the normal mode DI
X Arbitrary Address bit Command bit ACK "Z" (High impedance status) Acknowledge bit Data bit DO7 DO6 DO5 Data bit DO4 DO3 DO2 DO1 DO0 "Z" A3 A2 A1 A0 C2 C1 C0 DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0
DO
1T
2T
3T
4T
5T
6T
7T
8T
9T
10T
11T
12T
13T
14T
15T
16T
CLK In the echo back mode DI DO
A2 A1 A0 C2 A2 C1 A1 C0 A0 X C1 X C0 DI7 DO7 DI6 DO6 DI5 DO5 DI4 DO4 DI3 DO3 DI2 DO2 DI1 DO1 DI0 DO0 "Z"
"Z"
Basic Protocol (The actual protocol differs depending on the command.)
2


▲Up To Search▲   

 
Price & Availability of M66013FP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X